🏗 Computer Architecture - hello · Scour

The RISC Concept - A Survey of Implementations

inf.fu-berlin.de·2d

⚙️CPU Microarchitecture

Entrpi/eemicrogpt: The most extreme way to train a GPT in pure, dependency-free C. 1546x faster than Python. Optimized for Apple Silicon with SME2.

github.com·11h·

Discuss: Hacker News

Building a Virtual Computer for the Intel 80286

hackster.io·7h

The SSD cache trap: Why NVMe drives won't speed up your Plex NAS

howtogeek.com·1d

Beyond Pandas: Architecting High-Performance Python Pipelines

hackernoon.com·6h

Utility-Based Cache Partitioning: Making Shared Caches Smarter in Multi-Core Systems

dev.to·3d·

Discuss: DEV

🧩Cache Partitioning

Running Mainline Linux, U-Boot, and Mesa on Rockchip: A year in review

collabora.com·16h·

Discuss: Hacker News

🐧Rust for Linux

SAILOR: A Scalable and Energy-Efficient Ultra-Lightweight RISC-V for IoT Security

arxiv.org·22h

Scoped Resources in C with `__attribute__((mulle_confined_loop))`

mulle-kybernetik.com·16h

🦀Rust Macros

Rare Huawei-ByteDance alliance unveils RRAM AI chip delivering 66x CPU speed at ISSCC 2026

digitimes.com·10h

ISSCC 2026: Rebellions details industry's first quad-chiplet AI solution with UCIe interconnects — claims Rebel100 AI accelerator equals the power of Nvidia H200 with lower power envelope

tomshardware.com

·11h

⚡Hardware Acceleration

Optimizing Recommendation Systems with JDK’s Vector API

netflixtechblog.com·1h

⚡SIMD Optimization

The ongoing quest for atomic buffered writes

lwn.net

·4h

🚧Memory Barriers

Quieno/izalloc: Drop-in, dependency-free, minimal memory allocator in C that passes 42 Shool's norm.

github.com·1d·

Discuss: r/C_Programming

🧩Mimalloc Internals

Advancing vRAN Economics with AMD EPYC 8005 Server CPUs

storagereview.com·10h

TurboSparse Efficiency: Achieving 97% Parameter Sparsity in Mixtral-47B

hackernoon.com·12m

Show HN: Benchmarking the Keep memory system with LoCoMo

keepnotes.ai·9h·

Discuss: Hacker News

🧠Memory Models

μpack: Faster & more flexible integer compression

blog.cf8.gg·4d·

Discuss: r/programming, r/rust

📏Run-Length Encoding

Linux 7.0 Shows Off Nice Performance Gains For Databases In Small AMD EPYC Servers

phoronix.com·11h

Securing RISC-V Third-Party IP: Enabling Comprehensive CWE-Based Assurance Across the Design Supply Chain

semiwiki.com·9h

🔐Capability Systems

Loading more...